Abstract-Passive current sharing in multiphase converters, where resistive losses are not dominant, is a quite complex goal. In this paper an averaged model of an active clamp converter was obtained. It has been checked that these topologies present high output impedance. This property is used like a lossless passive equalization. Simulated results of the average model accuracy and current sharing are presented.
I. INTRODUCTION
Increasing the frequency in switching converters is a trend to reduce size and weight. Nevertheless, higher frequency means higher switching losses. Different soft-switching solutions have been presented to minimize switching losses. One contribution is the active clamp topology [1] , where Zero Voltage Switching (ZVS) is achieved by just adding an auxiliary switch, S 1 , an LC resonant circuit and a clamp capacitor, C 1 , as can be seen in Fig. 1 for a buck converter. The analysis of active clamp converters has been presented for different topologies [1] [2] [3] [4] [5] [6] . A study of the effect of clamp capacitor on the stability of a flyback converter is studied in [7] . In [3] an averaged switching modeling is applied to predict the dynamic behavior of active clamp converters. In [8] a model for the active clamp family converters presented in [1] was submitted. In [8] it was proved that the active clamp converter works as impedance, but that model does not include clamp capacitor and soft-switching effects in the converter input.
Here, a complete model is presented, following the method shown in [3] . In this work the clamp capacitor is comprised in the model. As well as that it has been taken into account the effect of the dead time, needed for the existence of soft switching, [2] , and the errors introduced in the model by the time interval between the turning-on of S 1 and the turning-off of S 2 ,. It is also proposed an application of the active clamp buck converter for multiphase converters design, taking advantage of the output impedance, working as lossless equalizing resistor. So no current control loop for each phase is needed.
To deduce the small-signal behavior of the converter, an averaged modeling method will be used in Section II. Converter's transfer function and output impedance will be obtained. Principle of operation will be shown to understand how the converter behaves. An example of current sharing in multiphase converters is presented in Section III.
II. AVERAGED SWITCH MODELING

A. Principle of Operation
To simplify the analysis, the output filter inductance, L o , is large enough to be considered as a current source, clamp capacitor, C 1 , is considered as a constant voltage source, Vc 1 . The circuit works in CCM and both switches, S1 and S2, are turned on and off in a complementary way. The converter ideal waveforms can be found in Fig. 2 . A switching period can be divided into 6 stages, Fig. 3 :
. Before t 0 , S 1 is on and S 2 is off. At t 0 S 1 is turned off and C r is lineally charged to V in .
Stage 2 (t 1 -t 2 ). When C r reaches V in , the free-wheeling diode, D 1 , is forward biased. The current through L r and C r evolves in a resonant way and the voltage in C r rises to V in +V c .
Stage 3 (t 2 -t 3 )
. S 2 turns on with no losses. Current through L r ramps down. S 2 is turned off at t 3 .
Stage 4 (t 3 -t 4 ). The voltage across C r falls to zero, due to resonance with L r .
Stage 5 (t 4 -t 5 ). S 1 is turned on with zero voltage and without losses because the voltage at C r is null. The current through L r changes the polarity and ramps up until it reaches I o .
Stage 6. The diode, D 1 is reversed biased. At the end of this stage S 1 is turned off, being the end of a switching period.
A more detailed explanation of circuit operation can be found in [1] .
B. Average Model.
In order to obtain the model, currents and voltages are averaged in a switching period. Switches will be replaced by dependent current and voltages sources, in terms of duty cycle and other converter parameters. To simplify, resonant transitions are ignored.
Current through Lr, Fig. 2 , during the interval from t 3 to t 5 will be
In steady-state I 1 = I Lo . If I 1 is not included the dynamic effect of C 1 is neglected.
Voltage through clamp capacitor can be considered constant in a switching cycle so
From (1) and (2) So, the average current through the output capacitor is
As the resonant inductance, L r , is negligible related to the output filter inductance, L o , the voltage drop through L r when S 1 is off will be neglected
And from (2) it can be seen 2 1
For an easy analysis the input current has been divided in several stages, in that way, there is a subinterval from t 3 to t 5 where 
From (4), (6), (8) and (12) the averaged equivalent circuit is shown at Fig. 4 . 
C. Small Signal Model
The averaged model obtained at previous section is clearly non lineal. After linearization of (4), (6) and (8) The small signal equivalent circuit is represented in Fig. 5 . Table I   TABLE I CONVERTER SMALL SIGANL MODEL
Parameter
Value 
Averaged model validation
A simulation has been performed to estimate how accurately the model matches the converter. Converter parameters can be found at Table II. The converter dynamic response to a duty cycle step is represented in Fig. 7 and 8 , where it can be noted that currents and voltages in the average model are in good agreement with current and voltages in the simulated switched converter. For the existence of soft commutation it is necessary to have a dead time between the turning-on of S 1 and the turning-off of S 2 . The proposed averaged model is in accordance with the switched converter when the "time delay" shown in Fig. 9 is close to zero. The effect introduced by the "time delay" is to increase the "effective" duty cycle. So, it can be noticed for large duty cycles and high frequencies.
In Fig. 10 the difference between the converter output voltage and the averaged voltage can be seen, when the dead time is excessive. T and the current through the output filter capacitor, (4) , is replaced by
The output impedance is represented in the Bode diagram, shown in Fig. 11 . The DC output impedance can be noticed
(17) which is the defined equivalent resistor, R eq , seen from the secondary side. In another way a DC output characteristic is
So it can be derived as a connection between the output voltage and input voltage
that connects both voltages, V o and V in , with the converter output impedance.
III. MULTIPHASE ACTIVE CLAMP BUCK CONVERTER
Passive current sharing can be used successfully with synchronous converters with digital PWM, where there is a perfect matching of the duty cycles of the PWM signals among the different phases, [9] . With these conditions, the transistors, conductors and inductors internal resistor will be large enough to equalize the currents.
In addition, temperature will have an equalizing effect. If there is a phase with a higher current it will have a higher temperature and its resistance will be increased, which means to a better current sharing. But in topologies with higher output voltages, where free wheeling diodes are used, the temperature effect is completely different.
If there is a difference among the diodes forward voltages in a multiphase converter that difference will be increased. Higher current will flow through the phase that has a diode with smaller forward voltage and, with an increasing temperature, the forward voltage will be decreased.
To prove the effect in a multiphase active clamp converter with diodes, a simulation was carried out to check the current deviation from the nominal value. If the forward voltage of one diode has a deviation of 40% from the others and considering the output filter inductors, L o, as non ideal, with an internal resistor with a value of 0.05 . In Fig. 12 the current sharing in a multiphase buck converter without active clamp can be seen.
In For a multiphase active clamp buck converter, with the same deviation in the components, it can be proved that there is a better current sharing among phases than in a converter without active clamp, Fig. 13 . From (19) it can be seen that the active clamp increases the output impedance. In this way, the converter acts as a voltage source with high output impedance. As the converter output impedance, Z o , is higher than the other impedances in the circuit, it will act as an equalizing resistor without losses and it will achieve the current sharing.
A design criterion for the multiphase converter can be to set a maximum difference among currents when there is a mismatch in the duty cycle. A three phase converter was designed that must have a deviation of 1 A from the nominal output current if there is a maximum deviation of 2% from the nominal duty cycle.
The converter output characteristic, (19), is represented in Fig. 14 . The nominal duty cycle is 0.5 and two phases present a 2% deviation from the nominal. Under these conditions, the phase with nominal duty cycle must have an output current of 10 Amps and, because of duty cycle mismatching, phases with a 2% deviation in duty cycle must have 1 Amps under or above the nominal output current. Current sharing in a three phase active clamp buck converter is shown in Fig. 15 . The output current has been shown for each phase and average output current. Therefore, it can be noticed that the equalized currents and the converter behavior is in accordance with the design method.
IV. CONCLUSION Active clamp converter models presented until now have been revised and an improved model, including clamp capacitor, of the one presented in [8] has been proposed. The converter output impedance and a possible application to multiphase converters have both been studied.
A prototype is being implemented to test the results obtained in simulations. 
